



ISPEC, Tokyo, Nov. 20, 2013



Investigating the robustness of all-optical NAND gates composed by microring cavities

Akihiro Fushimi and <u>Takasumi Tanabe</u> takasumi@elec.keio.ac.jp

Department of Electronics and Electrical Engineering,

Faculty of Science and Technology,

Keio University, Japan

Copyright © Keio University

All-optical logic gates on chip



► A gap exists between numerical calculation & experiment





Required characteristics





Scalable / robust all-optical logic gate

✓ Same input / output wavelength
✓ Simple design: Single cavity design

✓ Study the effect of input power fluctuation
✓ Study fabrication error tolerance



Calculation model - cavity -



Basic operation



NAND gate design





wavelength







 \sum

NAND gate operation



NAND gate operation



















Deriving Q_{couple} from gap distance



Gap distance flucturation





Resonant wavelength flucturation







Designed a scalable NAND gate.Studied the robustness: power / structure

Error-free when the gap fluctuation is < 5 nm
50% error when the resonant wavelength fluctuation is 1.5 pm

Strong coupling will increase the tolerance

Our message:

Analysis on tolerance is important to put numerically study into practice