

ISPEC, Tokyo, Nov. 20, 2013



Investigating the robustness of all-optical NAND gates composed by microring cavities


Akihiro Fushimi and Takasumi Tanabe
takasumi@elec.keio.ac.jp

Department of Electronics and Electrical Engineering,
Faculty of Science and Technology,
Keio University, Japan


All-optical logic gates on chip



Calculation: Optical flip-flop



Experiment: Optical diode



► A gap exists between numerical calculation & experiment

What makes experimental implementation difficult?



Small robustness

Input power fluctuations

Design complexity

Different cavity designs

Require multiple wavelength


Low scalability

Fabrication tolerance unknown

Different in/out wavelength

Low scalability


Low fabrication tolerance




Required characteristics



Simple design / high scalability



Large error tolerance (first step is to know such effect)



Fabrication error vs. successful operation ?



Scalable / robust all-optical logic gate


- ✓ Same input / output wavelength
- ✓ Simple design: Single cavity design

- ✓ Study the effect of input power fluctuation
- ✓ Study fabrication error tolerance

Calculation model - cavity -



Silicon nitride microring



J. Levy, *et al.*, Nature Photon. 4, 38 (2010).


- High quality factor ($Q \sim 1 \times 10^6$).
- Large nonlinear refractive index ($n_2 = 2.5 \times 10^{-15} \text{ cm}^2 \text{ W}^{-1}$)
- On-chip design

Modelling: Coupled mode theory

$$\begin{cases} \frac{da}{dt} = \left[j(\omega_0 - \omega) - \frac{1}{2} \left(\frac{1}{\tau_{loss}} + \frac{2}{\tau_{coup}} \right) \right] a + \sqrt{\frac{1}{\tau_{coup}}} \exp(j\theta) s_{in} \\ s_{tr} = \exp(-j\beta d) \times \left[s_{in} - \sqrt{\frac{1}{\tau_{coup}}} \exp(-j\theta) a \right] \\ s_{dr} = \exp(-j\beta d) \sqrt{\frac{1}{\tau_{coup}}} a \end{cases}$$

Kerr effect

$$\Delta n_{\text{Kerr}} = \frac{2n_2 c a^* a}{n_0 V} \quad \delta\lambda = \frac{\Delta n_{\text{Kerr}}}{n_0} \lambda_0$$




Resonant wavelength:
1550 nm & 1580 nm
Signal light wavelength:
1550.1 nm & 1580.2 nm


Basic operation







① Input only $\lambda_1 \Rightarrow \lambda_1$ drop




② Input only $\lambda_2 \Rightarrow \lambda_2$ pass through



③ Input λ_1 & $\lambda_2 \Rightarrow \lambda_1$ pass through & λ_2 drop



NAND gate design




Design parameters:

	gap (nm)	Q_{couple}
C1	406	1.8×10^5
C2	375	1.2×10^5
C3	445	3.0×10^5
C4	445	3.0×10^5
C5	375	1.2×10^5

- ▶ All cavities have the **same design**
- ▶ Two inputs and one output have the **same wavelength**

NAND gate operation





—	Input1
—	Input2
—	NAND

Truth table (NAND)

Input 1	Input 2	NAND
0 (low)	0 (low)	1 (high)
0	1	1
1	0	1
1	1	0

- RZ signal
- Input power = 250 mW

NAND gate operation





Truth table (NAND)

Input 1	Input 2	NAND
0 (low)	0 (low)	1 (high)
0	1	1
1	0	1
1	1	0

- RZ signal
- Input power = 250 mW

NAND gate operation




Truth table (NAND)

Input 1	Input 2	NAND
0 (low)	0 (low)	1 (high)
0	1	1
1	0	1
1	1	0

- RZ signal
- Input power = 250 mW

NAND gate operation




—	Input1
—	Input2
—	NAND

Truth table (NAND)

Input 1	Input 2	NAND
0 (low)	0 (low)	1 (high)
0	1	1
1	0	1
1	1	0

- RZ signal
- Input power = 250 mW


Power fluctuation tolerance



	Input 1	Input 2	NAND
(1)	0 (low)	0 (low)	1 (high)
	0	1	1
	1	0	1
(2)	1	1	0

Input low: 0 ~ 230 mW
 Input high: > 230 mW

Power fluctuation tolerance




	Input 1	Input 2	NAND
	0 (low)	0 (low)	1 (high)
(1)	0	1	1
	1	0	1
(2)	1	1	0

(Input 2 is fixed at 250 mW)

Input low: 0 ~ 170 mW
Input high: 170 ~ 400 mW

Power fluctuation tolerance




Input 1	Input 2	NAND
0 (low)	0 (low)	1 (high)
0	1	1
1	0	1
1	1	0

(Input 1 is fixed at 250 mW)

Input low: 0~240 mW
Input high: 240~400 mW

Power fluctuation tolerance




Input 1	Input 2	NAND
0 (low)	0 (low)	1 (high)
0	1	1
1	0	1
1	1	0

Input low: 0 ~ 120 mW
 Input high: 230 ~ 400 mW


Stable > 100 mW range

Deriving Q_{couple} from gap distance



Coupling constant :



$$\kappa = \int_{-\infty}^{\infty} \kappa(s) \exp(-j\Delta\beta) dz$$



Gives κ from geometry s

$\Delta\beta = \beta_1 - \beta_2$: propagation constant difference

Gap distance fluctuation




When σ is < 5 nm,
operation is error-free

Resonant wavelength fluctuation




spectral width(HWHM)
 $> 5.0 \text{ pm}$

Fluctuation: 1.5 pm



Error rate is 50%



Summary & Future works



- Designed a scalable NAND gate.
- Studied the robustness: power / structure

- Error-free when the gap fluctuation is **< 5 nm**
- 50% error when the resonant wavelength fluctuation is **1.5 pm**

Strong coupling will increase the tolerance

Our message:

Analysis on tolerance is important to put numerically study into practice